Abstract
Introduction
We are developing a generic layout system targeted towards prefabricated devices such as gate arrays and Sea-of-Gates gate arrays [Sle90, Jes86] . The system is generic in the sense that information about the particular technology, the prefabricated geometrical structures and the chosen design strategy is considered as input. Depending on the technology, the number of wiring layers, wire-spacing rules and illegal wire-patterns (e.g. stacked vias) may differ. Prefabricated geometrical structures fall into two parts. Firstly, there is the master-slice, the wafer with prefabricated layout patterns such as active areas and possibly global wiring (e.g. clock-lines, power lines). Secondly a library of wiring patterns is usually provided with every master slice. When properly mapped onto the master slice, these wiring patterns perform a desired function at their terminal pins. More than one pattern may implement the same function, differing in shape or in the positions where it may be mapped onto the master slice. The wiring patterns heavily depend on the preprocessed structure of the master slice. The master slice determines and fixes the routing area. Possible routing areas are 1) row oriented structures, where routing channels are defined between rows of active area, 2) island oriented structures, where routing areas are defined around islands of active areas and 3) Sea-of-Gates organisation, where the entire space is filled with active area and routing space is defined only after the predefined wire patterns are placed.
We describe the chosen technology, master slice and library of wiring patterns using a specially developed language GADL (Gate Array Description Language [Lip87] ). This description is mapped onto an abstract routing space model (presented further on in this paper) which is stored in a common database [Boo90] . On this database several placement and routing algorithms are defined. Currently two placement algorithms are implemented based on simulated annealing [Ott84] and eigenvalue decomposition [Fra86] .
To cope with the diversity of possible routing spaces (variable number of layers, different technologies and master slice structures), we are in need of a flexible router. The router must be capable to route through densely packed areas thereby ensuring that the wiring is distributed smoothly over the area while minimizing the total netlength. To overcome the first problem we have chosen to incorporate a Lee-type maze runner. Although the Lee algorithm [Lee61] stems from the early sixties, it is still used in many routing systems to lay out the wiring. This is mainly because the algorithm will always find a path if one exists and the path it finds will always have minimum possible cost. A drawback of the Lee algorithm is that it searches the entire routing space until a target is reached. To reduce the space searched, many modifications were suggested such as bi-directional search [Poh89], the use of a predicted path cost function to guide the search [Har68, Rub74] , or by iterative search space restriction [Tad80] . Several strategies are implemented in our system to limit the routing space. First the routing area is partitioned into several smaller areas or cells. A global router plans a route through the cells for each net (see figure 1 ). Both the partitioner and the global router will try to minimize the total wire length and congestion of nets over the chip area. To route the nets in each cell we developed a new maze runner that routes all terminals of a net at once. We will show that by doing so the explored routing space is reduced. If it does not succeed in routing all nets as indicated during the global routing phase, it will try to find a detour using neighbouring cells as depicted in figure 2 routing area routing cells detour blocked area net Essentially this comes down to variable search space restriction as suggested in [Tad80] .
A new mechanism is introduced to partition the routing space into so called unconnected regions. It enables the identification of non-routable nets or parts of nets without actually trying to route them. Furthermore it offers the opportunity to further reduce the search space. As will be shown this evaluation may be done very fast compared to the actual routing and will decrease the running time of the overall algorithm significantly.
Organisation of paper
The organization of the paper is as follows. In section 2 the routing model will be explained and some definitions are given that are used throughout the paper. Section 3 describes the global routing phase.
In section 4 our k-terminal routing algorithm will be described. In section 5 the new failure prediction mechanism is introduced and is described how to benefit from it. Section 6 describes some implementational aspects, and finally results and conclusions are given in section 7 and 8.
Layout modelling

Routing grid
The routing space can be seen as a collection of points in 9 3 . For routing purposes it is fair to restrict the routing space to a discrete3-dimensional space 8 3 , due to the discreteness of the chip manufacturing equipment. The wiring patterns generated by the router are restricted to be aligned with the Cartesian coordinate axes. This Manhattan style layout simplifies the routing problem significantly with respect to both memory usage and implementation of the algorithms. From now on an edge between neighbouring vertices v and w is denoted by e(v,w).
Layout modelling
To limit the number of layers needed in the grid graph, only layers in which actual routing may take place are described. To catch the wiring patterns that occur in these layers as defined by the master slice and the library elements, both vertices and edges are assigned status labels using the functions S e : E ³ {INITIAL, INHIBIT, IMAGE, ROUTER}, and S v : V ³ {BLOCK, FREE}. A vertex is labelled FREE if all one of its edges are labelled either INITIAL or INHIBIT. Otherwise it is labelled BLOCK. The status of an edge may be one of four. INITIAL indicates that the edge is not used in any wiring pattern and thus is free for routing. An edge status INHIBIT indicates that the edge is not used in any wiring pattern and may never be used for routing purposes. Finally, an edge has status IMAGE if it is part of a wiring pattern. Edges belonging to wiring patterns generated during detailed routing are assigned a fourth edge status label ROUTER (see figure4 Although the wiring patterns generated by the router are restricted to Manhattan style patterns, this does not hold for the wiring patterns that occur on the master slice or in the library. To enhance wiring patterns deviating from the Cartesian coordinate axes, we introduce an equivalence relation between vertices. Two vertices of the grid graph are defined to be electrically equivalent if they represent two positions in the wiring space that are unconditionally on the same potential level, and this relation is not established in the grid graph by some setting of the edge status labels.
All vertices that are connected by edges labelled IMAGE or ROUTER are assumed to be on the same potential level, meaning that a router may connect to one of those vertices to create a connection with all of them. Of course, by definition this also holds for all vertices reachable via the equivalence relation.
To guide the detailed router in its search for minimum cost paths the user may specify a cost for each edge of the grid graph. Therefore an edge labelling function C e is introduced that assigns a cost to each edge, where C e : E ³ {1, 2, AAA, c max*1 }. The costC(P) of a path P(v 1 , v 2 , .., v n ) with v i Ů V and e(v i , v i)1 ) Ů E is defined as the sum of the costs of all edges e(v i , v i)1 ) along the path. Define the distance between two sets of vertices U and W as d(U, W)= min {C(P(u, w))|u Ů U ƞ w Ů W}. Using the above definitions the path consistency property [Rub74] holds which says: Let P 1 be any minimum cost path from u to v, and P 2 be any minimum cost path from v to w. Then P 1 P 2 has minimum cost among all paths from u to w that pass through v.
Implementational aspects
Edges are not explicitly described but located at the vertices. Each vertex contains its north, east an down edge. Thus if we want to inspect the north edge of vertex (x,y,z) we simply look at the north field of this vertex, wheres if we want to inspect its south edge we look at the north field of vertex (x,y-1,z).
Since three edges are located at a vertex, it is neccesary to add three edge cost labels per vertex. In practice however the diversity of the occuring triples of cost labels is not very large. Therefore the triples are stored in a table and the index of the triple is stored at the vertex. The gain is twofold. Firstly, only one label per vertex is needed instead of three. Secondly, triples describing the same edge cost labels for the three edges are only stored once in the table.
To store the equivalence relation between vertices efficiently, it is important to know they occur due to predefined wiring pattern. Usually these wiring patterns are repeated several times over the master slice, and thus the number of different equivalence patterns will not be large. Since vertices are denoted by their tuples (x,y,z), an equivalence set is implemented as a circular list of these tuples. This allows to store these sets as offsets between the equivalent vertices rather then using their absolute coordinates. The circular lists are stored in a table and at the vertices we keep the index of the table in which the corresponding list is held and an offset to correctly access the position in the list, see figure 5
Figure 5: Efficient storing of equivalence relations using a table. 
Global routing
As described previously, the routing space is partitioned into a rectangular grid of cells. Each cell covers a part of the routing space and therefore encloses a number of terminals. A wiring capacity is given for each boundary of a cell, denoting the number of wires the boundary can accomodate. The global routing problem is to assign a route through the cells for each net connecting all cells that enclose its terminals, such that the number of wires passing any boundary does not exceed its capacity. From [Saeijs86] it follows that routing obstacles should preferably be placed at the boundaries of the cells, leaving the center of the cells free for routing. These obstacles may be caused by predefined wiring patterns or local edge cost functions. The definition of the cells is therefore design dependent. It will be clear that both the number of cells, their sizes and boundary capacities are essential for the validity of the global routing result. Using small cells the global router will try to solve the detailed routing problem, whereas few large cells will not help the detailed router much. Thus target cell sizes also depend on (and are determined by) the capacity of the detailed router to solve the routing problem for each cell. Too high capacity values will result in local wire congestion and thus non routable situations. Too low values will result in unnecessary detouring of nets and an increase of the overall net length. We have chosen to estimate the cell boundary capacities by counting the number of vertices where nets are allowed to cross a specific boundary, such that they can at least penetrate the cell over a predefined number of edges. The above definition of the global routing problem makes it easy to incorporate various global routing algorithms with minor modifications [Tin83, Li84, Par89] . Currently, the hierarchical wire router of [Bur83] is implemented.
this section an algorithm is presented that overcomes the partitioning step by routing all n terminals at once. We show that all connections found are valid minimum cost paths and that the area explored is always equal to or smaller than the area explored by a bi-directional router.
Search waves
For routing purposes, the vertex labelling function is extended to S v : V ³ {BLOCK, FREE, START, EQ, N, E, S, W, U, D}. Here a vertex is labelled START if it denotes a vertex belonging to a terminal of a net routing problem. A vertex is labelled EQ if it is reached during routing through the equivalence relation. A vertex is labelled N (E, S, W, U or D) if it is reached during routing from its north (east, south, west, up or down) neighbour.
Suppose
Define a function expand(v) that stores all extensions of v into a priority queue keyed by the cost of the relevant edge. (For more detailed information on how an extension is stored in the priority queue the reader is refered to section 6). If all extensions of a vertex are inserted in the priority queue it is said to be expanded. By repeatedly extracting from the priority queue the cheapest extension and expanding it, new vertices will be reached. The set of vertices thus reached is called a search wave. The set of edges through which a new vertex is reached constitute a minimum cost path from the newly reached vertex to the root. To be able to trace such a path efficiently, a newly reached vertex w changes its status label S v (w) from FREE to one of N, E, S, W, U, D, representing the direction from which the neighbouring vertex has been reached. Notice that changing the status label of a vertex prevents it from being expanded more than once and hence no selfloops are generated during search wave expansion (see figure 6 ). A special situation occurs if a vertex is reached through the equivalence relation. Such a vertex v is labelled S v (v) :+ EQ. If we come upon such a vertex when backtracing a path we inspect all equivalent vertices. Only one of them will have a label set to one of N,E,S,W,U,D or START, and from that vertex we continue our trace. For the rest of the paper we will not go into detail with respect to these situations. Define the wave front wf belonging to search sw the set of vertices v Ů sw that have at least one extension.
To distinguish between search waves grown around different roots, another vertex labelling function T v : V ³ 8 is defined. It assigns a terminal number i to each vertex of search wave sw i . Whenever an extension [v,w) is extracted from the priority queue, the terminal number of the search wave is propagated according to T v (w) :+ T v (v).
k-terminal routing
Given a routing problem consisting of k terminals T 1 , T 2 , AAA, T k , each terminal consisting of one or more vertices. (From section 2 it follows that storing one vertex for each terminal of a net will suffice. All other vertices of a terminal can be reached by walking along edges labelled ROUTER or IMAGE or through the equivalence relation). The vertex status is set to S v (v) :+ START, and the terminal number is set to T v (v) :+ i for each vertex v Ů T i , 1 v i v k. About each terminal search waves are grown. Whenever two search waves meet at some vertex, a minimum cost path is found connecting the two generating terminals. In order for different search waves to meet the above definition of a possible extension should be changed: vertex w is a possible extension of vertex v if the status of the edge through which w is reached is INITIAL and
(1)
The second situation occurs if two search waves started from different terminals meet and a connection is found. This implies that search waves started from the same terminal will never meet. Search waves will grow until two of them meet and a minimum cost path is found. The path is traced back and all edges along the path are labeled ROUTER to indicate that a wiring pattern is found. Both merged search waves are deleted, while all other search waves remain unchanged. The vertices on the newly found path, together with the set of vertices of the merged terminals form a new terminal. A search wave is started around this new terminal and all unchanged search waves continue to expand untill another path is found. The above is repeated untill all terminals are connected.
Theorem 1:
The presented algorithm will find minimum cost paths.
Proof: Suppose two vertices u and v are to be connected and suppose a search wave sw u of u already exists. Let wf u,0 denote the current wavefront of sw u . Start a search wave sw v from vertex v and expand sw u and sw v until they meet at vertex x. A minimum cost path P(v, y)=P(v, x)+P(x, y), where y Ů wf u,0 is found. Since y Ů wf u,0 , a minimum cost path P(y, u) is known. Using the path consistency property it follows that P(v, u)=P(v, y)+P(y, u) is a minimum cost path.
Suppose that a routing area is presented by an orthogonal grid with edge cost 1 for all edges. Let a routing problem be defined on the grid that consists of n vertices that are to be connected such that each vertex connects to the set of previously connected vertices. Label the vertices in the order in which they are connected. Let V i , 1 t i v n be the set of vertices V i =V i*1 Ɣ P(w, v i ) , w where is an arbitrary vertex w Ů V i*1 and V 1 ={v 1 }, then first V 1 connects to v 2 , V 2 connects to v 3 and in general V i connects to v i)1 .
Theorem 2:
For given types of problems the number of vertices reached using a multi-directional router is always equal to or smaller than the number of vertices reached using a bi-directional router.
Proof: Let d i denote half of the distance between the sets of vertices V i and {v i)1 }, i.e. 
Routing space partitioning
The global router defines a routing problem for each routing cell as described in section 3. Each routing problem consists of a number of nets that are routed one after the other by the detailed router. Suppose we want to route the cell given in figure 8 . It contains three nets a, b and c that will be routed in this order. Clearly, after net a is routed, net b and c can not be routed. In practical situations however, e.g. if more routing layers are available, this is not that easy to see. Therefore we usually proceed by routing net b and c which both fail to route. If we had observed that the routing problems of net b and c are topologically identical, we would not have started routing net c since already net b failed to route. In this section we describe a mechanism that enables us to recognize these situations and describe how to benefit from this.
The maze runner, as presented in section NO TAG, will grow search waves about each terminal vertex of a net. At each step an extension is added to a search wave and becomes part of the wave front. Search waves will thus grow until two of them meet and a path is found. If no such path exists, some search wave will run out of extensions eventually. This is detected by the algorithm and search wave expansion is stopped. The set of vertices covered by the search wave that ran out of extensions is called a region. Proof: By contradiction. Suppose a path P(v, w) exists and g 1 (v, w)=true. P(v, w) implies the existence of a path P(x, y), where x, y Ů V non , x Ů N v (v) and y Ů N v (w). Using lemma Lemma 1 this implies R v (x)=R v (y), which is in contradiction with g 1 (v, w)=true, hence no path exists.
Define the function g 2 : 2 V 2 V ³ B as g 2 (T i , T j )=(ô vŮT i ,wŮT j g 1 (v, w)), which says that two terminals T i and T j are not connectable if none of their vertices are connectable.
Corollary 1: A net is not routable if õ T i ŮT ô T j ŮT, i0j g 2 (T i , T j )=true, i.e. there is at least one terminal T i that cannot be connected to any other terminal.
Define the routability graph as a bipartite graph G r =(T r Ɣ R r , E r ), where T r contains a vertex t i for every terminal, R r contains a vertex for every region r j and E r ={e(t i , r j )|õ vŮT i õ wŮN v (v) R v (w)=r j }.
The number of edges is bounded by |E | v |T r ||R r |. According to corollary 1 a net might be routable if and only if all vertices t Ů T r are pairwise reachable. Notice that no connections can be made in regions containing only one or no terminals. Thus we may restrict routing space by not starting search wave expansion in these regions. 
Implementational aspects Priority queue
Whenever a frontier vertex is expanded all its possible extensions are stored in an array A (see also [Hoe76] ). Each entry A holds a list of possible extensions. Suppose A is infinitely long. All extensions [w,u) of a search wave with root v are stored in A[C (P(v, w) )+C e (w, u)]. We keep an array index n such that for all n 1 t n, A[n 1 ] is empty. If the extension list of A[n] is empty, n is updated by n :+ n ) 1. Initially n=0. Hence A[n] always holds the list with the cheapest extensions. Suppose that an extension [w, u) is taken from A[n], then n=C(P(v, w))+C e (w, u)=C (P(v, u) ). Vertex u becomes a frontier vertex and is expanded itself. All extensions [u, x) are stored in A[C(P(v, u))+C e (u, x)], which is the same as A[n+C e (u, x)]. Since the cost of an extension is bounded by c max , entries A[n 1 ] with n 1 w n+c max are always empty and we only need an array of length c max by addressing it through n :+ n mod c max .
Detection of stopped search waves
Whenever the search wave of a terminal runs out of extensions, the terminal cannot be connected to any other terminal. Hence, the net routing problem cannot be solved and search wave expansion may be stopped. To detect this, an auxiliary counter aux 
Invalid extensions
When two search waves meet a connection is found between the terminals to which the search waves belong. The sets of vertices of the terminals together with the vertices along the path found will form a new terminal. If not all terminals of the current net are connected a new search wave will be generated starting from all vertices of this newly formed terminal. However, extensions belonging to the merged search waves may still reside in the priority queue at this time. Since these search waves are deleted, their extensions are no longer valid. To distinguish between valid and non-valid extensions, we again use the array aux[ ] without violating the function as presented in the previous paragraph. Now, when two terminals T i and T j are connected aux[i] and aux[j] are set to a negative value. Thus whenever an extension [v,w) is extracted from the priority queue it is a valid extension if and only if aux[T v (v)] w 0. This will only work correctly if the search wave is started around the newly formed terminal is given a new unique terminal number. Since a net with k terminals is connected after k-1 connections are found, implying that k-2 new terminals are generated, the auxiliary array should have 2k-2 entries. All circuits are mapped onto a Sea-of-Gates gate array [Vee90] using two routing layers. To exhibit the profit derived from the failure prediction algorithm, each circuit is placed on the gate array such that over 95% of the available area is covered by modules, ensuring congested routing areas. Two placement algorithms are used, one based on eigenvector decomposition [Fra86] (table 2) , the other on simulated annealing [Ott89] (table 3) .
The routing algorithm is run with and without failure prediction. For each circuit the number of nets that failed to route, the number of nets for which search wave expansion did not start and the cpu-time used are given in columns 3 to 5. Column 6 describes the gain achieved by our algorithm using failure prediction. As the results show our failure prediction algorithm is significantly faster even for relatively small circuits. Notice that the gain increases as the circuit's complexity increases. 
Conclusions
In this paper a general approach to gate array routing is presented, based on an abstract routing space model. An efficient k-terminal net maze runner is described. It does not partition nets into 2-terminal net routing problems, but solves the problem by simultaneously growing k search waves. It is shown that the explored routing space diminishes when compared to bi-directional routing schemes. Additional routing space restriction is attained by use of variable search space restriction and due to the introduction of a dynamic routing space partitioning method based on the concept of regions. This concept allows us to determine non routable nets or parts of nets in an efficient way. Is is shown that this new partitioning method may be implemented in any maze runner without increasing the complexity of the maze runner algorithm. Result show a decreas of cpu-time up to 35%. Especially in congested routing space the cpu-time decreases significantly.
